Appendix A. Revisions

This appendix describes the technical changes between released issues of this book.

Table A.1. Issue A

ChangeLocationAffects
First release--

Table A.2. Differences between issue A and issue B

ChangeLocationAffects
Deleted Chapter 3, Timing IssuesChapter 3r1p0
Removed descriptions relating to VHDLThroughout bookr1p0

Table A.3. Differences between issue B and issue C

ChangeLocationAffects
Removed ‘ARM publications’ section because it incorrectly referred to two documents that do not yet exist.Additional readingr1p0
Changed description for ‘Register visibility’ to indicate that visibility might be possible, but that it is not guaranteed. Also changed the description to indicate that for some out-of-order processors, visibility might not be possible at all.Features of ARM DSMsr1p0
Caches and registersr1p0

Table A.4. Differences between issue C and issue D

ChangeLocationAffects
Revised description to clarify that certain functionality, such as Tarmac trace, does not apply for all ARM products.Features of ARM DSMsr1p0
Added notes to some features to clarify that these do not always apply.Features of ARM DSMsr1p0
Clarified that this process might not apply.How to extract the DSMr1p0
Modified search paths.SystemVerilog DPI Interfacer1p0

Copyright © 2005, 2013, 2015 ARM. All rights reserved.ARM DUI 0302D
Non-ConfidentialID080315