| Copyright © 2005-2011 ARM Limited. All rights reserved. | ARM DUI 0303E |
| Non-Confidential | |
 PDF version | |
| Home > Programmer’s Reference > UART |
| |||
| Home > Programmer’s Reference > UART | |||
The PL011 PrimeCell UART is an AMBA compliant SoC peripheral that is developed, tested, and licensed by ARM Limited. The 24MHz reference clock to the UARTs is from the crystal oscillator that is part of OSC0.
Table 4.75. UART implementation
| Property | Value |
|---|---|
| Location | FPGA |
| Memory base address |
|
| Interrupt | 12 for UART0 13 for UART1 14 for UART2 15 for UART3 |
| DMA | 15 UART0 Tx 14 UART0 Rx 13 UART1 Tx 12 UART1 Rx 11 UART2 Tx 10 UART2 Rx NoteYou can use UART3 with DMA by selecting any two of the SYS_DMAPSRx Registers. You must configure separate channels for both Tx and Rx operation. See DMA peripheral map registers, SYS_DMAPSRx. |
| Release version | ARM UART PL011 r1p3 |
| Reference documentation | ARM PrimeCell UART (PL011) Technical Reference Manual (see also UART interface). |
The following key parameters are programmable:
communication baud rate, integer, and fractional parts
number of data and stop bits
parity mode
FIFO enable and FIFO trigger levels
UART or IrDA protocol
hardware flow control.
| Copyright © 2005-2011 ARM Limited. All rights reserved. | ARM DUI 0303E |
| Non-Confidential | |
| PDF version | |
| Home > Programmer’s Reference > UART |