4.7. Exclusive access checks

Table 4.7 lists the address channel exclusive access checking rules.

Table 4.7. Address channel exclusive access checking rules

AssertionDescription

Specification reference

AXI_ERRM_EXCL_ALIGNThe address of an exclusive access is aligned to the total number of bytes in the transactionExclusive access restrictions on Page 6-5
AXI_ERRM_EXCL_LENThe number of bytes to be transferred in an exclusive access burst is a power of 2, that is, 1, 2, 4, 8, 16, 32, 64, or 128 bytesExclusive access restrictions on Page 6-5
AXI_RECM_EXCL_MATCHRecommended that the address, size, and length of an exclusive write with a given ID is the same as the address, size, and length of the preceding exclusive read with the same IDExclusive access restrictions on Page 6-5
AXI_ERRM_EXCL_MAX128 is the maximum number of bytes that can be transferred in an exclusive burstExclusive access restrictions on Page 6-5
AXI_RECM_EXCL_PAIRRecommended that every exclusive write has an earlier outstanding exclusive read with the same IDExclusive access from the perspective of the master on Page 6-3

Copyright © 2005, 2006, 2009 ARM. All rights reserved.ARM DUI 0305C
Non-Confidential