4.6. Low-power interface rules

Table 4.6 lists the low-power interface checking rules.

Table 4.6. Low-power interface checking rules

AssertionDescription

Specification reference

AXI_ERRL_CSYSREQ_FALLCSYSREQ is only permitted to change from HIGH to LOW when CSYSACK is HIGHLow-power clock control on Page 12-3
AXI_ERRL_CSYSREQ_RISECSYSREQ is only permitted to change from LOW to HIGH when CSYSACK is LOWLow-power clock control on Page 12-3
AXI_ERRL_CSYSREQ_XA value of X on CSYSREQ is not permitted when not in reset-
AXI_ERRL_CSYSACK_FALLCSYSACK is only permitted to change from HIGH to LOW when CSYSREQ is LOWLow-power clock control on Page 12-3
AXI_ERRL_CSYSACK_RISECSYSACK is only permitted to change from LOW to HIGH when CSYSREQ is HIGHLow-power clock control on Page 12-3
AXI_ERRL_CSYSACK_XA value of X on CSYSACK is not permitted when not in reset-
AXI_ERRL_CACTIVE_XA value of X on CACTIVE is not permitted when not in reset-

Copyright © 2005, 2006, 2009 ARM. All rights reserved.ARM DUI 0305C
Non-Confidential