2.1. Implementation and integration flow

Figure 2.1 shows the design flow for implementing and integrating the protocol checker Verilog file with a design.

Figure 2.1. Integration flow


Configuring OVL lists the OVL_* macros with example values.

Copyright © 2005, 2006, 2009 ARM. All rights reserved.ARM DUI 0305C
Non-Confidential