2.2. Implementing the protocol checker in your design directory

Figure 2.2 shows the location of the protocol checker Verilog file in your design RTL.

Figure 2.2. Directory structure


Copyright © 2005, 2006, 2009 ARM. All rights reserved.ARM DUI 0305C
Non-Confidential