4.7. Debug and JTAG configuration

This section describes the Debug and JTAG hardware of the test chip. It contains the following sections:

Copyright © 2006-2011 ARM Limited. All rights reserved.ARM DUI 0331C