This section describes the Debug and JTAG hardware of the test chip. It contains the following sections:
TAP controller
Debug
JTAG Configuration
TAP ID registers