Chapter 4. Configuring the FPGA and PLD

This chapter describes how the Xilinx FPGA in the Logic Tile is configured at power-up, the configuration options available, and how to download your own FPGA configurations. It contains the following sections:

Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DUI 0345D
Non-Confidential