This chapter describes Logic Tile hardware. It contains the following sections:
FPGA
Header signals
PLD
Clock architecture
Reset control
Memory system
JTAG support
Test points.