4.1.1. PLD bytestreamer operation

The configuration Flash contains two images that enable the FPGA to be configured at power-on reset. Image selection is controlled by the configuration switches and the global configuration signal.

The image load sequence consists of:

Figure 4.1 shows the FPGA configuration mechanism. (For more details see Configuring the FPGA from Flash.)

Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DUI 0345D
Non-Confidential