3.6. Memory system

The LT-XC4VLX100+ Logic Tile has 16MB of onboard Flash memory that holds the FPGA configuration images.

Figure 3.23 shows a block diagram of the memory system.

Figure 3.23. Memory system

The PLD controls both the programming of the Flash and the configuration of the FPGA. See Configuration system architecture for further details.

Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DUI 0345D
Non-Confidential