3.6.1. Flash memory

Configuration of the FPGA is managed by the configuration PLD based on the state of IMAGE_SEL1, IMAGE_SEL2, and FPGA_IMAGE (see PLD bytestreamer operation).

Two FPGA images (from .bit files) can be stored in the Flash. Depending on the size of the FPGA fitted, there may some unused areas in the Flash device.

Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DUI 0345D
Non-Confidential