4.1.2. Debug mode

In Debug mode, the configuration method used by the FPGA is slave select map mode. In this mode, CCLK is an input to the FPGA and is driven by the configuration PLD. The FPGA configuration is loaded from Flash memory and the process is managed by the configuration PLD. The Flash must contain valid configuration data and the CONFIG link must not be fitted on the baseboard.

The Flash memory can store two FPGA configuration images. The image is selected either by the DIP switch S2 or by the FPGA_IMAGE signal from the baseboard (see Configuring the FPGA from Flash).

Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DUI 0345D