4.7. Instruction intrinsics

This section describes instruction intrinsics for realizing ARM machine language instructions from C or C++ code. Table 4.7 summarizes the available intrinsics.

Table 4.7. Instruction intrinsics supported by the ARM compiler

Instruction intrinsics
__breakpoint__enable_irq__return_address
__builtin_clz__fabs__ror
__builtin_constant_p__fabsf__schedule_barrier
__builtin_expect__force_stores__semihost
__builtin_frame_address__ldrex__sev
__builtin_return_address__ldrt__sqrt
__builtin_popcount__memory_changed__sqrtf
__cdp__nop__ssat
__clrex__pld__strex
__clz__pli__strt
__current_pc__qadd__swp
__current_sp__qdbl__usat
__disable_fiq__qsub__wfe
__disable_irq__rbit__wfi
__enable_fiq__rev__yield

Copyright © 2007, 2010 ARM Limited. All rights reserved.ARM DUI 0348A
Non-Confidential