The PB11MPCore implements four custom Generic Interrupt Controllers (GICs) in the Southbridge and a Distributed Interrupt Controller is implemented in the ARM11 MPCore multiprocessor in the test chip.