Components with master ports can access connected slaves through well-defined access methods:

Figure 1.6 shows a clocked CPU component with a Harvard architecture that has separate ports for data and program memory. In every clock cycle the component can read or write from memory by calling the appropriate access functions in the master ports. The master port then redirects these calls to the connected components.