Instruction intrinsics

This section describes instruction intrinsics for realizing ARM machine language instructions from C or C++ code. Table 13 summarizes the available intrinsics.

Table 13. Instruction intrinsics supported by the ARM compiler

Instruction intrinsics
__breakpoint__ldrt__schedule_barrier
__cdp__memory_changed__semihost
__clrex__nop__sev
__clz__pld__sqrt
__current_pc__pldw__sqrtf
__current_sp__pli__ssat
__disable_fiq__promise__strex
__disable_irq__qadd__strexd
__enable_fiq__qdbl__strt
__enable_irq__qsub__swp
__fabs__rbit__usat
__fabsf__rev__wfe
__force_stores__return_address__wfi
__ldrex__ror__yield
__ldrexd  

Copyright © 2007-2008, 2011 ARM. All rights reserved.ARM DUI 0376C
Non-ConfidentialID061811