10.74 QADD

Signed saturating addition.


QADD{cond} {Rd}, Rm, Rn
is an optional condition code.
is the destination register.
Rm, Rn
are the registers holding the operands.


The QADD instruction adds the values in Rm and Rn. It saturates the result to the signed range –231x ≤ 231–1.


All values are treated as two’s complement signed integers by this instruction.

Register restrictions

You cannot use PC for any operand.
You can use SP in ARM instructions but this is deprecated in ARMv6T2 and above. You cannot use SP in Thumb instructions.

Q flag

If saturation occurs, this instruction sets the Q flag. To read the state of the Q flag, use an MRS instruction.


This ARM instruction is available in ARMv6 and above, and E variants of ARMv5T.
This 32-bit Thumb instruction is available in ARMv6T2 and above. For the ARMv7-M architecture, it is only available in an ARMv7E-M implementation.
There is no 16-bit version of this instruction in Thumb.


    QADD    r0, r1, r9
Related concepts
2.15 The Q flag
Related reference
10.60 MRS (PSR to general-purpose register)
10.8 Condition code suffixes
Non-ConfidentialPDF file icon PDF versionARM DUI0379G
Copyright © 2007, 2008, 2011, 2012, 2014, 2015 ARM. All rights reserved.