10.147 SYS

Execute system coprocessor instruction.

Syntax

SYS{cond} instruction{, Rn}
where:
cond
is an optional condition code.
instruction
is the coprocessor instruction to execute.
Rn
is an operand to the instruction. For instructions that take an argument, Rn is compulsory. For instructions that do not take an argument, Rn is optional and if it is not specified, R0 is used. Rn must not be PC.

Usage

You can use this pseudo-instruction to execute special coprocessor instructions such as cache, branch predictor, and TLB operations. The instructions operate by writing to special write-only coprocessor registers. The instruction names are the same as the write-only coprocessor register names and are listed in the ARMv7-AR Architecture Reference Manual. For example:
    SYS ICIALLUIS ; invalidates all instruction caches Inner Shareable
                  ; to Point of Unification and also flushes branch
                  ; target cache. 

Architectures

The SYS pseudo-instruction is available in ARMv7-R in ARM and 32-bit Thumb code.
There is no 16-bit version of this instruction in Thumb.
Related reference
10.8 Condition code suffixes
Non-ConfidentialPDF file icon PDF versionARM DUI0379G
Copyright © 2007, 2008, 2011, 2012, 2014, 2015 ARM. All rights reserved.