11.20 VMOV (between an ARM register and half a double precision VFP register)

Transfer contents between an ARM register and half a double precision VFP register.

Syntax

VMOV{cond}{.size} Dn[x], Rd
VMOV{cond}{.size} Rd, Dn[x]
where:
cond
is an optional condition code.
size
is the data size. Must be either 32 or omitted. If omitted, size is 32.
Dn[x]
if x is 0, is the least significant half, or if x is 1, the most significant half of a double precision VFP register.
Rd
is the ARM register. Rd must not be PC.

Operation

VMOV Dn[x], Rd transfers the contents of Rd into Dn[x].
VMOV Rd, Dn[x] transfers the contents of Dn[x] into Rd.
Non-ConfidentialPDF file icon PDF versionARM DUI0379G
Copyright © 2007, 2008, 2011, 2012, 2014, 2015 ARM. All rights reserved.