A.4. GPIO interface

Two eight-bit General Purpose Input/Output (GPIO) controllers are incorporated into the FPGA. The signals on the GPIO connector are shown in Figure A.4.

Figure A.4. GPIO connector J9

GPIO connector J9


Each data pin has an on-board 10kΩ pullup resistor to 3.3V.

Copyright © 2005-2011 ARM Limited. All rights reserved.ARM DUI 0411D