4.3.9. PCI Control Register, SYS_PCICTL

The SYS_PCICTL register at 0x10000044 are used with the bridge to the PCI bus as listed in TheTable 4.12.

Table 4.12. PCI control

BitsAccessDescription
[31:4]-

Reserved. Use read-modify-write to preserve value.

[3:2]

Read/Write

(PCICONTROLOUT) Signals to PCI block.

[1]

Read-only

(PCICONTROLIN) Signals from PCI block.

[0]

Read/Write

(PCIDETECT) Setting bit 0 HIGH enables PCI bus accesses.

Read returns a HIGH in bit 0 if a PCI board is present in the expansion backplane.


Additional registers that control the initialization and mapping of PCI are described in PCI controller.

See also Appendix D PCI Backplane and Enclosure and PCI interface.

Copyright © 2005-2011 ARM Limited. All rights reserved.ARM DUI 0411D
Non-Confidential