3.3.1. Reset and reconfiguration logic

Figure 3.12 shows the reset and reconfigure logic. Not all JTAG signals are shown. The JTAG block includes interface logic and the JTAG routing PLD.

Figure 3.12. Baseboard reset logic

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2005-2011 ARM Limited. All rights reserved.ARM DUI 0411D
Non-Confidential