RealView Emulation Baseboard User Guide (Lead Free): 4.22. Timers

4.22. Timers

The SP804 Dual-Timer module is an AMBA compliant SoC peripheral that is developed, tested, and licensed by ARM Limited.

Table 4.74. Timer implementation

Property	Value
Location	FPGA
Memory base address	`0x10011000` for Timer 0 `0x10011020` for Timer 1 `0x10012000` for Timer 2 `0x10012020` for Timer 3.
Interrupt	4 for Timers 0 and 1 5 for Timers 2 and 3.
DMA	NA
Release version	ARM Dual-Timer SP804 r1p0-02ltd0
Reference documentation	ARM PrimeCell Timer Module (SP804) Technical Reference Manual

The features of the Dual-Timer module are:

Two 32/16-bit down counters with free-running, periodic and one-shot modes.
Common clock with separate clock-enables for each timer gives flexible control of the timer intervals.
Interrupt output generation on timer count reaching zero.
Identification registers that uniquely identify the Dual-Timer module. These can be used by software to automatically configure itself.

At reset, the timers are clocked by a 32.768kHz reference from an external oscillator module. Use the system controller to change the timer reference from 32.768kHz to 1MHz.

Copyright © 2005-2011 ARM Limited. All rights reserved.	ARM DUI 0411D
Non-Confidential
PDF version