B.1.2. Current requirements

This section lists the typical current requirements of the baseboard.

Table B.2 lists the typical current requirements at room temperature and nominal voltage powered from the DC IN connector. These measurements include the current drawn by the JTAG interface, approximately 160mA at 3.3V. The actual operating current might be different for different versions of Core Tile or for Logic Tile FPGA images.

The maximum load on the external 12V supply is 43W.

Table B.2. Current requirements (from 12V DC IN)

SystemTotal powerDC IN (average)
baseboard and one Core Tile22W1.8A
baseboard, one Core Tile, and two LT-XC2V6000 tiles31W2.6A
baseboard, one Core Tile, and two LT-XC2V8000 tiles32W2.7A
baseboard, one Core Tile, and four LT-XC2V8000 tiles43W3.6A
baseboard, one Core Tile, and 3.8 CLCD32W2.7A
baseboard, one Core Tile, and 8.4 CLCD38W3.2A

Powered from J27 or PCI bus

Table B.3 lists the current requirements on the individual baseboard supplies.

If the board is powered from terminal connector J27 or the PCI connector, the maximum loading on any supply is limited to 6A.

Table B.3. Typical current loading on baseboard supplies

System3.3V typical5V typical12V typical
baseboard1.0A1.0A<0.1A
Core Tile0.5A2.0A-
LT-XC2V80000.5A0.8A-
8.4 CLCD0.1A0.1A0.5A

Copyright © 2005-2011 ARM Limited. All rights reserved.ARM DUI 0411D
Non-Confidential