The Cortex-A8 test chip interfaces to the Northbridge via an asynchronous non-multiplexed 64-bit AXI bus to give the highest possible data transfer rate.

See AMBA 3 AXI Protocol (ARM IHI 0022) for details of the AXI interface.