3.4. Debug FPGA

The Debug FPGA implements the components required for CoreSight debug and trace visibility at the Cortex-A8 test chip.

Figure 3.7 shows the top level view of the Debug FPGA.

For an introduction to CoreSight, and details on the Debug FPGA CoreSight components see CoreSight Technology System Design Guide (DGI 0012).

Figure 3.7. top level view of the Debug FPGA

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D