4.14. AXI to PCI bridge

The AXI to PCI bridge is implemented in the Northbridge.

Table 4.76. AXI to PCI bridge implementation

PropertyValue
Location Northbridge
Memory base address

0x90000000

0x60000000 (reserved for PCI expansion)

Interrupt
  • P_nINT[0]: 82

  • P_nINT[1]: 83

  • P_nINT[2]: 84

  • P_nINT[3]: 85

  • P_nINT[4]: 86

  • P_nINT[5]: 87

  • P_nINT[6]: 88

  • P_nINT[7]: 89

DMANone. Memory to memory transfers can be set up in the DMAC.
Release versionNEC (AXI2PCI)
Reference documentation

Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D