4.3.19. PLD control register 2, SYS_PLD_CTRL2

The SYS_PLD_CTRL2 register at 0x10000078 reads the PLD read data register fields that provide status on the Cortex-A8 test chip and the PLD.

Figure 4.19 shows the register bit assignment.

Figure 4.19. SYS_PLD_CTRL2 register

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The function of the register bits are listed in Table 4.21.

Table 4.21. SYS_PLD_CTRL2 register bit assignments

[31:8]Read as zero, write ignored.0x000000



Comms channel receive.


Comms channel transmit.


WFI indicator. Indicates if the Cortex-A8 processor and the AXI interface are in idle state.

See the Cortex-A8 Technical Reference Manual (ARM DDI 0344).

[4]Read -onlyPLL_LOCKb0

PLL locked indicator. Indicates when the Cortex-A8 test chip and onboard PLLs are locked.


PLD identifier. Provides PLD build information.

Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D