1.2.4. Southbridge

The Southbridge implements the following peripheral components and interfaces:

See Southbridge and the appropriate Technical Reference Manual (TRM) for details of the PrimeCell components that are integrated in the Southbridge FPGA.


ARM does not support modifications made to the ARM Southbridge FPGA design. Custom peripheral development is only supported when using an attached Logic Tile such as the LT-XC5VLX330. Specific Application Notes are made available on the CD supplied with the PB-A8.

Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D