A.7. Synchronous Serial Port interface

Figure A.8 shows the signals on the expansion SSP interface connector J28. See Figure 3.1 for the location of the connector.

Figure A.8. SSP expansion interface

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The signals associated with the SSP are shown in Table A.5.

Table A.5. SSP signal assignment

Signal nameDescription
SSPCLKOUTClock output from controller
SSPCLKINClock input to controller
SSPFSSOUTFrame sync output
SSPFSSINFrame sync input
SSPTXDData output
SSPRXDData input
SSPnCSChip select

Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D