3.11.2. Reading the Cortex-A8 test chip voltages

The SYS_VOLTAGE_CTLx registers in the Southbridge are updated with test chip voltage values provided by the on-board ADC.

The relationship between the voltage and the LSB of the register field is given by the following formula:

V = SYS_VOLTAGE_CTL[19:8] * 2.5/4096 volts (2.5V full scale)

See Voltage control registers, SYS_VOLTAGE_CTLx for details of the registers that monitor the VDDCORE, AVDD, VDDTC, 1V8, and 1V2 voltages.

Copyright © 2008-2011 ARM Limited. All rights reserved.ARM DUI 0417D