| |||
| Home > Peripheral and Interface Components > Example Peripheral Components > SP805_Watchdog component | |||
The SP805_Watchdog component is a programmer's view model of the ARM Watchdog timer module. For a detailed description of the behavior of the SP805 timer, refer to the component documentation. See the ARM Watchdog Module (SP805) Technical Reference Manual.
Figure 5.47 shows a view of the component in System Canvas.
This component is written in LISA+.
Table 5.84 provides a brief description of the SP805_Watchdog component ports. For more details, refer to the component documentation. See the ARM Watchdog Module (SP805) Technical Reference Manual.
Table 5.84. SP805_Watchdog ports
| Name | Port protocol | Type | Description |
|---|---|---|---|
| pvbus_s | PVBus | Slave | Slave port for connection to PV bus master/decoder |
| irq_out | Signal | Master | Interrupt signaling |
| reset_out | Signal | Master | Reset signaling |
| clk_in | ClockSignal | Slave | Clock input, typically 1MHz, driving master count rate |
| reset_in | Signal | Master | Master reset signal |
Table 5.85 provides a description of the configuration parameter for the SP805_Watchdog component.
Table 5.85. SP805_Watchdog configuration parameters
| Parameter name | Description | Type | Allowed value | Default value |
|---|---|---|---|---|
| simhalt | If true, Halt simulation instead of signalling reset | Boolean | true/false | false |
Table 5.86 provides a description of the configuration registers for the SP805_Watchdog component.
Table 5.86. SP805_Watchdog registers
| Register name | Offset | Access | Description |
|---|---|---|---|
| SP805_WDOG_Load | 0x000 | read/write | Load register |
| SP805_WDOG_VALUE | 0x004 | read only | Value register |
| SP805_WDOG_CONTROL | 0x008 | read/write | Control register |
| SP805_WDOG_INT_CLR | 0x00C | write only | Clear interrupt register |
| SP805_WDOG_RAW_INT_STATUS | 0x00C | read only | Raw interrupt status register |
| SP805_WDOG_MASKED_INT_STATUS | 0x010 | read only | Masked interrupt status register |
| SP805_WDOG_LOCK | 0xC00 | read/write | Register access lock register |
The SP805_Watchdog component has been tested as part of an integrated platform.
The SP805_Watchdog component is not expected to significantly affect the performance of a PV system.