4.2.5. Caches

The ARMCortexA15xnCT component implements L1 and L2 cache as architecturally defined.

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613