4.8.5. Caches

The ARMCortexA5CT component implements L1 cache as architecturally defined, but does not implement L2 cache. If you require a L2 cache you can add a PL310 Level 2 Cache Controller component.

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613