4.10.5. Caches

The ARMCortexR5CT component implements L1 cache as architecturally defined, but does not implement L2 cache.

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613