4.11.3. Parameters

Table 4.28 provides a description of the configuration parameters for the ARMCortexR4CT component.

Table 4.28. ARMCortexR4CT parameters

ParameterDescriptionTypeAllowed valueDefault value
CFGEND0Initialize to BE8 endianness.Booleantrue or falsefalse
CFGIEConfigure instructions as big endian.Booleantrue or falsefalse
CFGNMFIEnable nonmaskable FIQ interrupts on startup.Booleantrue or falsefalse
CFGTEInitialize to take exceptions in T32 state. Model starts in T32 state.Booleantrue or falsefalse
INITRAMDSet or reset the INITRAMD signal.Booleantrue or falsefalse
INITRAMISet or reset the INITRAMI signal.Booleantrue or falsefalse
LOCZRAMISet or reset the LOCZRAMI signal.Booleantrue or falsefalse
NUM_MPU_REGIONNumber of MPU regions. Integer0, 8, 128
VINITHIInitialize with high vectors enabled.Booleantrue or falsefalse
dcache-sizeSet D-cache size in bytes.Integer4KB, 8KB, 16KB, 32KB, or 64KB0x10000
dcache-state_modelledSet whether D-cache has stateful implementation.Booleantrue or falsefalse
dtcm0_baseBase address of DTCM at startup.Integeruint32_t0x00800000
dtcm0_sizeSize of DTCM in KB.Integer0x0000 - 0x20000x8
icache-sizeSet I-cache size in bytes.Integer4KB, 8KB, 16KB, 32KB, or 64KB0x10000
icache-state_modelledSet whether I-cache has stateful implementation.Booleantrue or falsefalse
implements_vfpSet whether the model has been built with VFP support.Booleantrue or falsetrue
itcm0_baseBase address of ITCM at startup.Integeruint32_t0x00000000
itcm0_sizeSize of ITCM in KB.Integer0x0000 - 0x20000x8
master_idmaster ID presented in bus transactionsInteger0x0000 - 0xFFFF0x0
min_sync_levelControls the minimum syncLevel.Integer0-30
semihosting-ARM_SVCA32 SVC number for semihosting.Integer24-bit integer0x123456
semihosting-Thumb_SVCT32 SVC number for semihosting.Integer8-bit integer0xAB
semihosting-cmd_line[a]Command line available to semihosting SVC calls.Stringno limit except memory[empty string]
semihosting-enable

Enable semihosting SVC traps.

Caution

Applications that do not use semihosting must set this parameter to false.

Booleantrue or falsetrue
semihosting-heap_baseVirtual address of heap base.Integer0x00000000 - 0xFFFFFFFF0x0
semihosting-heap_limitVirtual address of top of heap.Integer0x00000000 - 0xFFFFFFFF0x0F000000
semihosting-stack_baseVirtual address of base of descending stack.Integer0x00000000 - 0xFFFFFFFF0x10000000
semihosting-stack_limitVirtual address of stack limit.Integer0x00000000 - 0xFFFFFFFF0x0F0000000
vfp-enable_at_reset[b]Enable coprocessor access and VFP at reset.Booleantrue or falsefalse

[a] The value of argv[0] points to the first command line argument, not to the name of an image.

[b] This is a model specific behavior with no hardware equivalent.


Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613