4.14.5. Caches

The ARMAEMv7AMPCT model implements L1 and L2 cache as architecturally defined.

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613