4.17.1. Ports

Table 4.48 provides a brief description of the ports of the ARM968CT component. For more information, see the processor technical reference manual.

Table 4.48. ARM968CT ports

NamePort protocolTypeDescription
clk_inClockSignalslaveclock input
pvbus_mPVBusmastermaster port for all memory accesses
resetSignalslaveasynchronous reset signal input
irqSignalslaveasynchronous IRQ signal input
fiqSignalslaveasynchronous FIQ signal input
ticksInstructionCountmasteroutput that can be connected to a visualization component
vinithiSignalslaveinitialize with high vectors enabled after a reset
initramSignalslaveinitialize with ITCM enabled after reset
itcmPVBusslaveslave access to ITCM
dtcmPVBusslaveslave access to DTCM
bigendinitSignalslaveenable BE32 endianness after reset

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613