4.18.1. Ports

Table 4.50 provides a brief description of the ports of the ARM926CT component. For more information, see the processor technical reference manual.

Table 4.50. ARM926CT ports

NamePort protocolTypeDescription
clk_inClockSignalslaveclock input
pvbus_mPVBusmastermaster port for all memory accesses
resetSignalslaveasynchronous reset signal input
irqSignalslaveasynchronous IRQ signal input
fiqSignalslaveasynchronous FIQ signal input
ticksInstructionCountmasteroutput that can be connected to a visualization component

Copyright © 2008-2013 ARM. All rights reserved.ARM DUI 0423O
Non-ConfidentialID060613