3.8. Clock architecture

The clock domains for the PB1176JZF-S are shown in Figure 3.10.

Figure 3.10. Clock architecture for PB1176JZF-S

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following sections describe:

For details on Logic Tile clocks, see Appendix C RealView Logic Tile.

Copyright © 2007-2011 ARM Limited. All rights reserved.ARM DUI 0425F
Non-Confidential