| |||
| Home > Preface > About this book > Using this book | |||
This book is organized into the following chapters:
Read this chapter for an introduction to the PB1176JZF-S. This chapter shows the physical layout of the board and identifies the main components.
Read this chapter for a description of how to set up and start using the PB1176JZF-S. This chapter describes how to connect the add-on boards and how to apply power.
Read this chapter for a description of the hardware architecture of the PB1176JZF-S. This chapter describes the peripherals, clocks, resets, and debug hardware provided by the board.
Read this chapter for a description of the PB1176JZF-S memory map and registers. There is also basic information on the peripherals and controllers present on the Platform Baseboard.
See this appendix for a description of the signals on the connectors.
See this appendix for electrical, timing, and mechanical specifications.
See this appendix for information about the optional Logic Tile.
See this appendix for details of the PCI backplane board.
See this appendix for details of the memory expansion boards.
See this appendix for details on using the supplied Boot Monitor utilities.
See this appendix for a list of Boot Monitor commands.
See this appendix for details on loading new FPGA images.