5.4.1. Compile and load the design

When started from SOPC Builder, ModelSim-Altera automatically switches to the correct directory location, CortexM1_ExampleDesign_sim, and executes the setup_sim.do script. The setup_sim.do script is created automatically by SOPC Builder and contains some useful command aliases. One of the aliases is s, which compiles and loads the design.

Figure 5.2. ModelSim-Altera window

ModelSim-Altera window

Type s to compile the simulation models as shown in Figure 5.2.

Note

The following warning is expected:

# ** Warning: (vsim-3015) ../CortexM1_ExampleDesign.v(4347): [PCDPC]
- Port size (16 or 16) does not match connection size (32) for port 'data'.
# Region: /test_bench/the_Ext_FLASH_Ctrl

The following errors are also expected from the Web Edition tools, but do not affect the simulation:

# ** Error: (vsim-19) Failed to access library 'stratixgx_gxb_ver' at "stratixgx_gxb_ver".
# ** Error: (vsim-19) Failed to access library 'stratixgx_ver' at "stratixgx_ver".
# ** Error: (vsim-19) Failed to access library 'altgxb_ver' at "altgxb_ver".
Copyright © 2008 ARM Limited. All rights reserved.ARM DUI 0430A
Non-Confidential