1.2.8. External SSRAM PLL

The external SSRAM on the Altera Cyclone III Starter Board is a synchronous SRAM requiring a clock. The timing of the clock with respect to the external address and data from the FPGA is critical. Therefore a PLL is used to generate the clock with the proper delay timing.

Copyright © 2008 ARM Limited. All rights reserved.ARM DUI 0430A