4.3.11. CLCD Control Register, SYS_CLCD

The SYS_CLCD register at 0x10000050 returns CLCD adaptor board status and enables external serial communication using the baseboard Synchronous Serial Port SSP expansion connector J27.

Note

The CLCD adaptor board status signals are provided for legacy compatibility only.

Figure 4.12. SYS_CLCD register

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.14 lists the function of the register bits.

Table 4.14. SYS_CLCD register bit register assignments

BitsAccessNameResetDescription
[31:16]Write ignored, read as zero0x0000Undefined
[15:13]Write ignored, read as zerob000Undefined
[12:8]Read-onlyLCDIDb11111

Returns the setting of the ID links on the CLCD adaptor board

Note

Retained for legacy compatibility only.

[7]Read/WriteSSPCSb0

Enables external serial communication using the baseboard Synchronous Serial Port SSP expansion connector J27:

  • b1 = SSPnCS at J27 is active

  • b0 = SSPnCS at J27 is not active

See Synchronous Serial Port, SSP.

[6:0]Write ignored, read as zerob0000Undefined

Copyright © 2009-2011 ARM Limited. All rights reserved.ARM DUI 0440B
Non-ConfidentialID060911