3.5. DVI and CLCD routing

To maximize the performance of the CLCD interface, the CT-R4F includes a local analog color DAC, DVI transmitter, and DVI interface connector providing support for both digital and analog displays. The CLCD signals can also be routed to the baseboard CLCD interface through the HDRZ header. A simplified diagram of the CLCD signal routing is shown in Figure 3.7. CLCD signal routing is controlled by BBDVI_nEN. The value of BBDVI_nEN can be set during reset using the 4-wire interface to the CT_R4F_DVI register in the CT-R4F PLD. See DVI and CLCD configuration for details.

Figure 3.7. CLCD interface routing

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The Z bus allocations for the CLCD signals are listed in Table 3.7. See HDRZ signals for further information on the HDRZ header.

Table 3.7. HDRZ header CLCD signals

HDRZ busCLCD signalHDRZ busCLCD signal
Z[0]R0Z[16]B0
Z[1]R1Z[17]B1
Z[2]R2Z[18]B2
Z[3]R3Z[19]B3
Z[4]R4Z[20]B4
Z[5]R5Z[21]B5
Z[6]R6Z[22]B6
Z[7]R7Z[23]B7
Z[8]G0Z{24]CLAC
Z[9]G1Z{25]CLCP
Z[10]G2Z{26]CLFP
Z[11]G3Z{27]CLLE
Z[12]G4Z{28]CLLP
Z[13]G5Z{29]CLPOWER
Z[14]G6Z{30]
Z[15]G7Z{31]CLCP

Copyright © 2009-2011 ARM Limited. All rights reserved.ARM DUI 0441C
Non-ConfidentialID021412