3.10.2. JTAG configuration scan chain routing

During configuration all the JTAG configurable devices (CT-R4F PLD, ISP clock generators, and the ARM Cortex-R4F test chip DAP) are connected in the configuration scan chain. JTAG configuration routing is selected when nCFGEN is LOW.

Figure 3.10 shows the JTAG configuration scan chain routing

Figure 3.10. JTAG configuration routing

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2009-2011 ARM Limited. All rights reserved.ARM DUI 0441C
Non-ConfidentialID021412