4.9 Scenario demonstrating how to create a new target configuration file

This is a fictitious scenario to demonstrate how to create a new Target Configuration File (TCF) containing the following memory map and register definitions. The individual tasks required to complete each step of this tutorial are listed below.
  • Boot ROM: 0x0 - 0x8000
  • SRAM: 0x0 - 0x8000
  • Internal RAM: 0x8000 - 0x28000
  • System Registers that contain memory mapped peripherals:
    0x10000000 - 0x10001000.
    
    • A basic standalone LED register. This register is located at 0x10000008 and is used to write a hexadecimal value that sets the corresponding bits to 1 to illuminate the respective LEDs.
      Figure 4-8 LED register and bitfields
      To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

    • DMA map register. This register is located at 0x10000064 and controls the mapping of external peripheral DMA request and acknowledge signals to DMA channel 0.

      Table 4-1 DMA map register SYS_DMAPSR0

      Bits [31:8] - Reserved. Use read-modify-write to preserve value
      Bit [7] Read/Write Set to 1 to enable mapping of external peripheral DMA signals to the DMA controller channel.
      Bits [6:5] - Reserved. Use read-modify-write to preserve value
      Bits [4:0] Read/Write
      FPGA peripheral mapped to this channel
      b00000 = AACI Tx
      b00001 = AACI Rx
      b00010 = USB A
      b00011 = USB B
      b00100 = MCI 0
      
    • The core module and LCD control register. This register is located at 0x1000000C and controls a number of user-configurable features of the core module and the display interface on the baseboard.
      Figure 4-9 Core module and LCD control register
      To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

      This register uses bit 2 to control the remapping of an area of memory as shown in the following table.

      Table 4-2 Control bit that remaps an area of memory

      Bits Name Access Function
      [2] REMAP Read/Write 0 = Flash ROM at address 0 1 = SRAM at address 0.
  • Clearing bit 2 (CM_CTRL = 0) generates the following memory map:
    • 0x0000 - 0x8000 Boot_ROM
      
    • 0x8000 - 0x28000 32bit_RAM
      
  • Setting bit 2 (CM_CTRL = 1) generates the following memory map:
    • 0x0000 - 0x8000 32bit_RAM_block1_alias
      
    • 0x8000 - 0x28000 32bit_RAM
      
This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM DUI0446W
Copyright © 2010-2015 ARM. All rights reserved.