With hardware synchronization, the target provides synchronization features
on-chip. This is typically the case for ARM® CoreSight systems that use
the Cross Trigger Interface (CTI) to propagate debug halt
and go requests between cores. This ability relies on the hardware design implementing
this feature, and so might not be available on all CoreSight designs.