1.3.13 cache list

Lists the caches and related information available for the current core. The output is implementation defined.

Syntax

cache list

Note:

The availability of the command and the available caches are dependent on the specific device that the debugger is connected to.

Example 1-16 Examples

cache list      # Lists the available caches and views. An example output is:
                          L1D:
                            L1 data cache, size=32k, views: [tags, tlb]
                            ...
                          L1I:
                            L1 instruction cache, size=2k, views: [tags, tlb]
                            ...
Non-ConfidentialPDF file icon PDF versionARM DUI0452Z
Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved.